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Abstract—We present benchtop and in vivo experimental results 
from an integrated circuit designed for wireless implantable 
neural recording applications. The chip, which was fabricated 
in a commercially available ().6-/iin 2P3M BiCMOS process, 
contains 100 amplifiers, a 10-bit analog-to-digital converter 
(ADC), 100 threshold-based spike detectors, and a 902-928 MHz 
frequency-shift-keying (FSK) transmitter. Neural signals from 
a selected amplifier are sampled by the ADC at 15.7 kSps and 
telemetered over the FSK wireless data link. Power, clock, and 
command signals are sent to the chip wirelessly over a 2.765-MHz 
inductive (coil-to-coil) link. The chip is capable of operating with 
only two off-chip components: a power/command receiving coil 
and a 100-nF capacitor.
Index Terms— Brain-machine interface (BMI), low power, 
neural prosthetics, telemetry, wireless.
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I. In t r o d u c t io n
■ J  ROGRESS in modern systems neuroscience relies on the 
ET ability to monitor and record electrical signals produced 
by neurons in the brain or peripheral nervous system. Despite 
advances in miniaturizing the electrodes used to detect neural 
activity, most modern electrophysiological studies require a 
wired connection to external amplifiers and recorders. The 
presence of a physical connection between electrodes and 
monitoring equipment limits the mobility of the subject under 
study and necessitates transcutaneous wires that present a 
risk of infection. As today’s scientific instruments become 
tomorrow’s medical devices to assist humans with disabilities 
(e.g., [1]), the need for completely wireless neural recording 
systems becomes more important.
Advances in circuit integration have led to the development 
of biopotential recording systems with wireless data telemetry 
(see [2] and references therein). Recent work at the University 
of Utah has produced an integrated circuit called the integrated 
neural interface (INI) [3], that can be flip-chip bonded directly 
to a 100-channel MEMS Utah Electrode Array (UEA) [4], The 
goal of this project is to create a small (less than 1 cm), im­
plantable neural recording system with low power dissipation 
(approximately 10 mW) so that surrounding tissues are not dam­
aged by chronic heating [5], The earlier versions of the INI chip 
(designated INI1 and INI2) could not be used as standalone de­
vices; they required a number of external components for op­
eration and had to be powered from a battery. For long-term 
implantable use, batteries present a problem due to their size, 
mass, potentially toxic composition, and finite lifetime. Even 
rechargeable batteries would have to be replaced too often to 
be practical. (Modern pacemakers use nonrechargeable batteries 
that last for seven years before they are surgically replaced, but 
the power requirements for pacemakers are 2-3 orders of mag­
nitude less than the ~10 mW needed for our 100-channel neural 
recording application.)
In this paper, we present experimental results from a 
newly-fabricated neural recording chip, designated IND. Un­
like its predecessors, INI3 is capable of complete wireless 
operation: power and commands are sent to the chip via an 
inductive (coil-to-coil) wireless link, and data is transmitted 
from the chip via a radio-frequency (RF) telemetry link. The 
chip requires only two off-chip components: a coil to receive 
the power and command signals inductively, and a single 
off-chip 100-nF capacitor to assist in power supply regulation. 
While similar in structure to the INI1/2 chips presented in
[3], significant changes have been made to the RF transmitter
1534-4320/$26.00 © 2009 IEEE
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Fig. 1. Microphotograph of 5.4 x  4.7 mm2 INI3 wireless neural recording 
chip, fabricated in a commercially available 0.6-//m 2P3M BiCMOS process.
circuits. These developments, along with experimental results 
from benchtop and in vivo cortical recording sessions, are 
presented here. A companion paper [6] presents data obtained 
from freely behaving rhesus macaques using this integrated 
circuit. Portions of this work have been previously presented in 
conference form [7], [8],
II. In t e g r a t e d  C ir c u it  D e s ig n
Fig. 1 shows a die photograph of the 5.4 x 4.7 mm2 INI3 
chip, which was fabricated in a commercially available 0.6-/tm 
2P3M BiCMOS process (X-FAB Semiconductor). The bulk of 
the layout area is consumed by a 10 x 10 array of neural signal 
amplifiers with bond pads that match the 400-//m pitch of a 
UEA, allowing nontoxic AuSn flip-chip assembly to the back 
of the array. A 5-mm gold coil can be attached to the back of 
the chip and used for receiving power and command signals [9], 
Fig. 2 shows a prototype of the assembled Integrated Neural In­
terface consisting of a UEA, a microchip, and a power/command 
receiving coil. Up to three 0402-size (1.0 x 0.5 x 0.5 mm3) pas­
sive surface-mount components (e.g., capacitors) can also be 
bonded to the back of the UEA and connected to the chip via 
backside metallization. We report here the operation of the INI3 
microchip alone, without integration with the UEA, and include 
the photograph of the fully-integrated version in Fig. 2 to convey 
our conception of how it can be fully implanted.
Each on-chip amplifier has a gain of 60 dB with globally- 
programmable high- and low-frequency cutoffs that typically 
pass signals between 250 Hz and 5 kHz. One of the 100 ampli­
fier channels has a low-frequency cutoff below 0.1 Hz to allow
Fig. 2. Photograph of prototype INI assembly (side view and top view). The 
integrated circuit is bonded to the back of a UEA, and a gold 5-mm power/ 
command receive coil is placed over the back of the chip. A surface-mount 100 
nF capacitor is visible in the lower right side of the assembly.
for the recording of local field potentials (LFPs). One user-se­
lected amplifier is digitized at 15.7 kSps by a 10-bit succes- 
sive-approximation analog-to-digital converter (ADC). A res­
olution of 10 bits allows for an electrode-refen'ed quantization 
step of 2.0//,V—less than half the rms noise level of the ampli­
fier—with a full-scale range of ±1.0 mV, which is larger than 
most spikes. Digitizing all 100 channels in parallel would pro­
duce prohibitively high data rates given the power constraints of 
our RF transmitter.
Instead, we limit the telemetry data rate to practical levels 
by connecting 100 “spike detector” circuits to the amplifier 
array (see Fig. 3). These spike detectors use comparators 
to detect neural action potentials (spikes) that exceed a 
user-programmable threshold either in the positive or negative 
direction. The 6-bit DACs used to set individual thresholds for 
each channel are incorporated into the 100 neural amplifier 
blocks. The programmable threshold levels also accommodate 
small offsets (on the order of 20 f./.V, input refen'ed) that vary 
across the amplifier array. The 100 latched comparators used 
for threshold crossing detection are grouped above the amplifier 
array to separate noisy digital circuits from sensitive analog 
amplifiers. The design strategies used to minimize amplifier 
power dissipation and reduce data rate have previously been de­
scribed in [10], The use of simple, single-threshold-based spike 
detectors greatly reduces the required telemetry data rate but 
does not permit spike sorting if multiple neurons are observed 
on the same electrode. By simultaneously transmitting the 
fully-digitized waveform from one user-selectable amplifier, 
the spike detection thresholds may be easily set to the desired 
levels.
As shown in Fig. 3, additional on-chip circuits rectify the ac 
voltage on the power receiving coil and produce a regulated 
3.3 V dc supply for the chip. (The chip can function properly 
with a supply voltage from 3 to 4 V.) A 2.765-MHz induc­
tive link supplies power to the chip; additional circuits recover 
this frequency and divide it by eight to produce a 345.6 kHz 
on-chip system clock with 50% duty cycle. Commands are sent 
to the chip by modulating the amplitude of the power signal. An 
on-chip command receiver detects amplitude changes in the un­
regulated voltage, waits for a specific 8-bit header signal, then 
reads in 852 control bits at a rate of 16 kbps. The control bits 
are used to set spike detection threshold levels and polarities, 
select a channel for the ADC, power down amplifiers that are
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Fig. 3. Functional block diagram of INI3 microchip.
Fig. 4. DCO schematic without FSK varactors (only four bits shown for sim­
plicity) and accumulation-mode MOS varactor C -V  characteristic (inset).
not being used, set amplifier bandwidths, and configure the RF 
transmitter (see [3] for more circuit details).
To relay ADC and spike detector telemetry data to an ex­
ternal station, we implement a frequency-shift keying (FSK) 
RF transmitter operating in the FCC-approved 902-928 MHz 
ISM (Industrial, Scientific, Medical) band. Prior versions of the 
INI chip employed a power-optimized CMOS L C  voltage-con­
trolled oscillator (VCO) as a wireless transmitter [3]. This con­
figuration required a high-resolution DAC to set the carrier fre­
quency through the analog VCO control voltage. This approach 
was highly susceptible to frequency drift due to supply noise 
and temperature and power supply variations because the VCO 
was operated on a high-gain portion of its tuning curve.
To combat the problem of temperature and supply depen­
dence, the transmitter core has been redesigned as a digitally- 
controlled oscillator (DCO), shown in Fig. 4. The architecture 
of a DCO is identical to a VCO, but rather than relying on the 
output voltage of a DAC to control the varactor capacitance, the
Fig. 5. DCO tuning characteristic with measured output spectra for adjacent 
tuning codes 78, 79, and 80 (green, blue, red) from a range of 0-255.
capacitance in a DCO is directly controlled by an 8-bit digital 
control word (see also [11]—[14]). The measured tuning charac­
teristic, shown in Fig. 5, is nearly linear and exhibits a tempera­
ture dependence of -9 6  ppm/°C from 35 C°-39 °C (four times 
better than previous INI VCOs).
Direct digital control of the capacitance is accomplished by 
taking advantage of the sigmoidal C -V  curve of an accumula­
tion-mode MOS varactor (see Fig. 4 inset). The small, unit-sized 
varactors are divided into eight binary-weighted groups (only 
four bits are shown in Fig. 4 for simplicity), and the control ter­
minal of each group is connected to one of the bits of the control 
word. When the ith control bit is switched from 0 to 3 V, the 
total tank capacitance is decreased by 2l A  C, corresponding to 
an increase in frequency. Though the relationship between fre­
quency and capacitance is nonlinear, over the frequency range
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Fig. 6. Custom circuit boards supporting wireless power and data link to INI3 
chip. Left: 2.765-MHz inductive power/command unit with 5.8-cra printed-cir- 
cuit coil. Right: 902-928 MHz RF telemetry receiver unit.
of interest the nonlinearity is mild and acceptable as illustrated 
in Fig. 5. This technique has no impact on the power dissipa­
tion of the oscillator. Furthermore, it is more compact than an 
approach employing switches and fixed capacitors, and it does 
not degrade the tank Q. This DC.O design reduces temperature 
and supply dependence as compared to a traditional VCO be­
cause all of the varactors are operated at the extremes of the 
C -V  characteristic where the capacitance is far less sensitive to 
small changes in the control voltage (see Fig. 4 inset).
This digital tuning technique is also used to implement FSK 
modulation (see Fig. 5 inset). The varactors used for modulation 
(not shown in Fig. 4) are approximately half the size of the unit 
varactor in the tuning array. With two additional control bits, the 
FSK frequency spacing is programmable from 165 to 660 kHz.
The overall power dissipation of the RF transmitter is 500/iW, 
a 10 x improvement over previous INI VCO designs. This large 
improvement is due to the shift in process technology from 
0.5-p.m CMOS to a 0.6-pm  BiCMOS process with a thick top 
metal layer. The minimum power dissipation of L C  oscillators 
required to sustain oscillation is a function of inductor losses
[15], Using this low-resistance metal, it was possible to design 
a 26-nH inductor with quality factor of Q =  11 at 900 MHz, 
dramatically decreasing the power dissipation of the circuit. Ad­
ditionally, the use of bipolar npn transistors in the —gm cell im­
proves power dissipation by maximizing the design's 5rm//bias 
ratio and reducing device-related parasitic capacitances.
To complete the wireless interface to the INI3 chip, custom 
printed circuit boards were designed to send power and com­
mands and receive telemetry data (see Fig. 6). The power board 
uses a class E power amplifier to create a ~60 Vpk 2.765-MHz 
waveform from a 5 V supply and drive a 5.8-cm-diameter, 
28-tum printed-circuit coil. The resulting ac magnetic field 
powers the INI3 chip. Techniques described in [16] were 
used to optimize the power link. A USB link to a laptop PC 
allows the user to send command strings that modulate the 
amplitude of the coil voltage; the INI3 chip can be completely 
reprogrammed in less than 100 ms.
The telemetry receiver board implements a 900-MHz FSK 
demodulator with programmable center frequency and USB 
interface. Demodulated data are streamed to the PC at the INI3 
transmission rate of 345.6 kb/s. PC software locates frame 
markers generated by the chip, checks parity bits, and decodes
the data. A software interface displays the waveform digitized 
by the ADC at two time scales: a 100 ms window showing a 
continuously streaming waveform and a 2 ms window showing 
the most recent time-aligned spikes (see Fig. 7). A third 
window plots a running graph of bit error rate (BER), which 
is calculated by checking the parity bits generated by the INI3 
chip. If an ADC sample contains a parity error, its value may be 
interpolated from the previous and following samples to reduce 
glitches in the waveform. The bottom window displays spike 
rasters from all 100 spike detectors on the chip.
To facilitate chip testing before complete integration to a 
UEA, we packaged several bare chip die in plastic quad flat 
pack (QFP) packages and soldered some of these to small 
circuit boards (see Fig. 8). Due to space limitations around the 
periphery of the chip, only 20 of the 100 on-chip amplifiers are 
available in the packaged chips. Fig. 8 shows the general con­
figuration used for benchtop and in vivo experiments described 
in the remainder of this paper.
TTT. E x p b r im b n t a l  R b s u l t s
A. Initial Benchtop Tests
We first tested the INI3 chip by providing a 700 pV, 20 Hz 
sine wave to the amplifier capable of low-frequency LFP 
recording. The chip was powered and configured wirelessly as 
shown in Fig. 8, and telemetry data were obtained via the wire­
less receiver. Fig. 9 shows a waveform reconstructed from the 
ADC data from the chip, as well as the spike detector data from 
that channel. This experiment validated the basic operation of 
the amplifier, ADC., spike detector, and RF transmitter.
B. Battery-Powered in vivo Operation
Due to a design error in an on-chip bias generator, the neural 
amplifiers on INI3 exhibited veiy poor power-supply rejection. 
When an isolated amplifier was powered from a clean benchtop 
supply, its input-referred noise was 4.8 /uVrms, near the design 
specification of 5 //Vrms. However, when the complete INI3 
chip was powered from batteries using the on-chip voltage reg­
ulator, the input-referred noise increased to 20-30 p V ims. With 
wireless inductive power, the input-referred noise increased to 
30-40 p V lms. For this reason, some initial experiments were 
performed using batteiy power to bypass the on-chip regulator 
and reduce amplifier noise.
For these experiments, we recorded signals from a 
100-channel Utah-style microelectrode array (C.yberkinetics, 
Inc.) implanted in motor cortex of a cat. Recordings were 
performed approximately six months after implantation. One 
amplifier from a packaged INI3 chip was connected to an 
electrode via a head-mounted connector (see Fig. 8). The cat 
was awake and resting comfortably during all recordings. The 
chip was powered from a 3 V batteiy to reduce power supply 
noise, but clock and command signals were sent wirelessly over 
an inductive link. A 5.8-cm receiving coil was connected to 
the INI3 chip and positioned 3 cm below the transmit coil. The 
902-928 MHz telemetry receiver was positioned approximately 
5 cm from the INI3 chip to receive data.
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Fig. 7. Screenshot of telemetry receive software. Upper left windows show araplilier/ADC waveform at different time scales. Upper right window shows running 
plot of telemetry bit errors, and the bottom plot shows 100 spike rasters from on-chip spike detectors. Only one amplifier was connected during this experiment, 
so spike detector data is invalid.
Fig. 10 shows time-aligned spikes recorded from six different 
electrodes during six recording sessions on the same day. (As 
discussed in Section II, the chip can only transmit the fully- 
digitized waveform from one amplifier at a time.) Spikes from at 
least two distinct neurons can be observed in the top two traces.
C. Complete Wireless In Vivo Operation
We also obtained neural data using a completely wireless 
system with no battery. In this experiment, the chip received 
power, clock, and command signals from the inductive power 
link. As before, neural data telemetry was transmitted wirelessly 
approximately 5 cm to a receive antenna. The only off-chip com­
ponents connected to the INI3 chip were a power receive coil 
and a 100 nF capacitor (see Fig. 8).
For this experiment, we monitored neural signals from a 100- 
channel Utah-style microelectrode array (Cyberkinetics, Inc.) 
implanted in the premotor cortex of a rhesus macaque (Monkey 
D). Recordings were performed more than 22 months after im­
plantation. As before, one channel of the INI3 chip was wired 
to an existing head-mounted connector. The chip was positioned 
near the head during recordings, and the boards in Fig. 6 were 
used for all power and communication.
Fig. 11 shows several time-aligned spikes recorded with this 
completely wireless system. Due to the low signal-to-noise 
ratio, we conducted a simple experiment to confirm that the 
signals we observed were in fact neural spikes. We recorded
Fig. 8. Wireless testing configuration for in vivo experiments using INI3 chip 
with one external capacitor. Power and commands are delivered wirelessly via 
inductive link: telemetry is received via 900 MHz antenna.
neural data in 5-s trials and counted the number of spikes 
that exceeded a fixed threshold in this time. In some trials, 
the monkey was resting. In others, the monkey was actively 
reaching for a target. Fig. 12 shows the number of spikes in ten 
such trials, extracted in software after receiving the digitized 
waveform from one selected amplifier channel. Clearly, the 
neural signal is being modulated by reaching activity.
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Fig. 9. Wirelessly received amplifier/ADC waveform ( blue) and spike detector 
output (red) for a 700 / /V, 20 Hz sine wave on wideband channel.
Fig. 11. Spikes recorded from monkey premotor cortex during completely 
wireless operation: no battery was used; power, clock, and command signals 
were sent using a coil, and telemetry was received using an antenna.
Fig. 10. Peak-aligned neural spikes recorded in cat motor cortex from six dif­
ferent electrodes on the same day. The scale in all six graphs is identical. Data 
were recovered wirelessly using INI3 chip powered with a 3 V battery to reduce 
power supply noise; clock and command signals were sent wirelessly via an in­
ductive link.
Fig. 12. Spike counts recorded from monkey premotor cortex during com­
pletely wireless operation as in Fig. 11.
IV. C o n c l u s io n
We have demonstrated wireless, inductively-powered neural 
recording from a cat and a nonhuman primate using a single­
chip system with a minimal number of off-chip components. 
The IN 13 chip is sufficiently small and low-power to permit im­
plantation in future systems. The total power consumed by the 
IN 13 chip is 8 mW. Of this, the 100 neural signal amplifiers con­
sume 44% of the total power, the 100 spike detectors consume 
22%, the voltage regulator consumes 13%, the RF transmitter 
consumes 9%, the ADC consumes 6%, and the command and 
clock recovery circuitry consumes 6%. The dramatic improve­
ment in the RF transmitter power dissipation opens up the pos­
sibility of including a complete PLL frequency synthesizer in 
future INI chips to lock the transmission frequency to a mul­
tiple of the clock frequency.
Since the IN 13 transmitter does not use an off-chip antenna, 
its transmission range is limited to a few centimeters. While this 
is sufficient for transcutaneous links in medical devices, there 
are many scientific applications where additional range would 
be useful. To this end, we included an on-chip differential class 
A output stage capable of driving an external antenna. Addi­
tional power may be allocated to this output stage, resulting in
a transmission range of several meters, as described in the com­
panion paper [6].
A new version of the IN 13 chip has been designed to correct 
the poor power supply rejection observed here. Initial tests of an 
improved system show noise levels of 5 /tVrms under wireless 
power. This chip will be integrated with a Utah Electrode Array 
to create a fully implantable Integrated Neural Interface (see 
Fig. 2) that should have applications in both neuroscience and 
medicine.
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